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* 3 s  Conpeer Technology Section i s  current ly  engaged i n  an 
" ex:e~-,sive. program t o  develop advanced techniques f o r  improving 
uszr cormmication w i t h  Large ADP systems. 
ouzgro:Jl;rr of a number of projects  i n  which the  Section has been 
ca l led  upon zo assist other  agencies i n  the so lu t ion  of a var i e ty  
02 GG- -xocessing appl icat ions.  These projects  have ranged from 
c ? a ~  - , ,- isi t ion,  using d i g i t a l  data-logging equipment, t o  the  
6e~,,,,op;..ci1t of an e lec t ron ic  da ta  interchange center  constructed 
aroud ct; i n t e rna l ly  programmed computer of unique organization. 
This program i s  an 
. These projects  have provided contact with many kinds of da t a  
prsse,s_..ag problems and have afforded an opportunity for consul ta t ion  
wi;:* ,.'L7ubrd to broader on-going tasks of a more complex nature. 
tasks general ly  involve such funct ions as command and control ,  design 
and mapping, - 9 d a t i n g  and u t i l i z a t i o n  of active files, ed i t ing ,  and 
infcr.b.czlon r e t r i eva l .  
t,"Rac L.,~a processing c a p a b i l i t i e s  be made access ib le  t o  users  who are 
essc.;L,,ly task-orienced, rather than machine-oriented, This i n  turn 
r e q - x e s  the develo-pent of simple, e f fec t ive  techniques f o r  achieving 
c o s , z < t k d i o n  between t h e  da ta  processing system and the  users.  
r eqLze i i&a t  points toward the  need f o r  advanced d isp lay  and input 
dcvices i3esFzned t o  present da t a  i n  eas i ly  ass imilated form, and t o  
These 
The implementation of these funct ions requi res  
This 
p c m i t  data ' io be entered and manipulated i n  a manner familiar t o  t h e  
user* 
1 
Tkis repor t  descr ibes  a machine which has been developed wi th in  
the Coxpucer Technology Section as a research t o o l  f o r  t he  inves t iga t ion  
of rcz.i-;;;lachfne c o m n i c a t i o n  techniques, This machine has been desig- 
nated W G I C  ( g c h i n e  f o r  Autdmatic - Graphics - interface t o  a @mputer). 
This machine combines large-diameter cathode-ray displays with a spec ia l ly  
designed programmable d i g i t a l  computer. It is designed as a remote display 
s t a t i o n  and is  intended t o  be connected t o  a l a r g e  ADP system via comnuni- 
ca t ion  Sines. Extensive design e f f o r t  has been devoted t o  removing from t h e  
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P 
ADP systea the  time-consuming and 
and manl?ulacion, and t o  minimize + 
I '  . 
r epe t i t i ve  tasks of display r egene ta t i t n  
t h e  l imi t a t ions  introduced by t he  conmuni- 
ca t ion  ,-.-.e$. 
proper balance between hardware and software functions.  
Pa r t i cu la r  emphasis has been placed on es tab l i sh ing  t h e  
M A G X  was or iginated i n  August 1964 and completed in February 1965. 
It i s  cur ren t ly  being used t o  conduct experiments and perform demonstrations 
i n  order t o  b e t t e r  define the optimum c h a r a c t e r i s t i c s  f o r  equipment of t h i s  
type. 
National Bureau of Standards and by the National Aeronautics and Space Admini- 
stration under Contract R-09-022-039. 
The development: and progrannning of MAGIC has been rupported by t h e  
* .  
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MAG IC 
A KACHINE FOR &JTOMATIC ERAPHICS PTERFACE TO A SOMPUTER 
This r -por t  r 
bY 
Don E. Rippy 
I INTRODUCTION 
t s  the prograrnmlng and ra 
f o r  MAGIC. The purpose of t h i s  machine is t o  serve as a research tool  
f o r  s tud ies  i n  the  area of man-machine c m u n i c a t i o n s .  It i s  intended t o  
be used ul t imately as a peripheral  o r  remote device as p a r t  of a l a rge  
dasa processing system. I n  such a system the high-speed cen t r a l  processor 
would be  ava i lab le  f o r  perforhing detai led ar i thmetic  computations and 
ozher involved manipulations. Thus, t he  funct ion of MAGIC is  t o  serve as  
a da t a  entry and display device, permitting the  user  t o  operate with 
graphical information i n  a famil iar  v i sua l  form. 
MAGIC cons is t s  of two l a rge  cathode-ray display consoles joined 
tcge ther  with a spec ia l ly  designed da ta  processor organized around a 
magnetic-drum memory. A keyboard i e  included f o r  enter ing alphanumeric 
;.,iornation, and a number of pushbuttons and switches are ava i lab le  which 
C X L  be assigned a va r i e ty  of functions. A l i g h t  pen is  av&$lable f o r  use 
with one of the disp lay  consoles which permi ts  l i n e  drawings and o ther  
graphical  displays t o  be prepared. The l i g h t  pen may a l s o  be used t o  
iden t i fy  portions of a display for manipulation by t h e  da t a  processor. 
The  da ta  processor has been designed t o  provide a constant re f resh  
r a t e  for the  displays at  the  ro ta t ion  r a t e  of the  magnetic drum (30 
data, aild display manipulations can bes t  be achieved by techniques of list 
, .  . . . 
6 ,  ' k ,  L .  L. 
- 2 -  . 
2rocessing. 
u t i l i z i n g  three  lists for operating the  display, plus a four th  l ist  f o r  
Hence, the data  processor is organized as a list processor, 
- 
program manipulations. These l is ts  are contained i n  specially-arranged 
. pai rs  of t racks on the  drum which permit block t ransfers ,  inser t ion  and 
' 
dele t ion  of data,  and other v e r s a t i l e  manipulations. 
been designed t o  perform many functions tha t  might: otherwise require  
The hardware has 
considerable programming e f f o r t  and time, 
A basic  block diagram of MAGIC is shown i n  Fig. 1. The memory cons is t s  
' of a medium-sized magnetic drum divided in to  two sections:  
1) General Memory, consis t ing of 90 channels of 
128 12-bit  words each, 
2) Display Memory, consis t ing of 4 "channels" 
consis t ing of 128 12-bit  words each. These 
channels are designated W ,  X, Y and 2 .  
functions w i l l  be described later. 
Their 
The genersl  memory includes the  input-output channel which is 
internai-iy addressable i n  the  same manner as any general memory channel 
and is  ~ L S O  addressable from an external  source. Such external  ac t iva t ion  
of t h i s  1/0 channel takes p r i o r i t y  over in te rna l  act ivat ion.  A t  present,  
the only input o r  output t o  MAGIC i s  v i a  pushbutton control  of t he  1/0 
registe;: and the  1/0 channel, o r  via the keyboard linked t o  the  display 
channel:;. The d e t a i l s  of these 1/0 operations are discussed i n  sec t ions  
V-D, V i  and VII. Also included i n  general memory are the  X I ,  Yq and 2' 
channeiso These act as the  memory and data source f o r  t h e  secondary 
d i s ~ l a y  u c i t  br?t etherwise function as normal general memory channels 
(see Fig. 1). 
k 
SECONDARY 
x' 
2' - GE X E RA L MEMORY y ' .  Dl SPL AY 
REG I STER t+=l 
A 
ADDRESS REGISTER 
I 
I 
I 
INSTRUCTION 
v 
X CHANNEL Y CHANNEL Z CHANNEL 
Bx REGISTER By REGISTER Bz REGISTER 
Cx REGISTER Cy REGISTER Cz REGISTER 
COM i A RAT0 R COM PAR A T 0  R COMPARATOR COMPARATOR 
ADDER ADD€ R 
ZERO D E T .  ZERO DET. ZERO D E T .  
VJ 
PROCESS 0 R PROCESSOR 
FIGURE I. MAGIC BLOCK DIAGRAM 
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B i t  Position: 2 11 *io 29 2a 27 
Binary : 0 . 1  0 1 0  1 1  
' Octal: 2 5 
* iYAGIC functions as  a s ing le  address machine. Since complex 
z5 z4 z 3  z2 zl, 2O 
0 0 0 1 1 ,  
4 3 
- mathematical or manipulative operations are  not required within MAGIC, 
t h e  word format i s  unsigned and without parity.  
numerical data  i s  assumed t o  be posi t ive;  the range being 0 t o  77778 
(o r  409510). 
' As a r e s u l t ,  
The basic data word format i e  shown i n  Fig. 2. 
Figure 2. Basic Data Word Format ( s ing le  length) 
11. MAGIC OPERATION SEQUENCE (control processor) 
The operational sequence of MAGIC may be considered t o  be a 
r e p e t i t i v e  cycle  of two "phases". Referring t o  Fig. 1: During phase one 
an. i n s t ruc t ion  is fetched from memory and placed i n  the  ins t ruc t ion  r eg i s t e r .  
The memory address f o r  t he  locat ion of this i n s t ruc t ion  is assumed t o  be 
previously loaded in to  the  memory address r e g i s t e r  manually o r  a t  t h e  end 
of the  2revious phase two cycle. During phase two the  machine performs the  
operatio;' appea r i r i  i n  the  ins t ruc t ion  r eg i s t e r  as a r e su l t  of a previous 
phase 0 6 s  cycle. The memory address used during phase two is  loaded i n t o  
the  meinory address r e g i s t e r  a t  the  end of t h e  previous phase one cycle. 
Phase one and phase two a r e  a l t e rna te ly  repeated throughout t h e  progress of 
t h e  program being performed u n t i l  halted e i t h e r  manually o r  by pr0grt~nming. 
, 
- 5 -  
111. REGISTERS 
T;;eze are e ight  r e g i s t e r s  within the  control  procrrror  port ion of 
I 
I 7 >, -.I C U ~ X  whicb. &re  of importance t o  the operator.  
1) Memory Address Register (MAR): A l l  memory addressing 
(with the exception of t he  external  1/0 channel addressing) i r  performed 
v i a  t h i s  r eg i s t e r .  
ar.i sec tor  as w e l l  as b i t s  darignatfng W, X, Y, 2. 
Its  contents consis ts  of the  general memory channel 
The rec to r  address can 
I 
i 
apply t o  any general  memory channel o r  W, X, Y o r  2, or both, depending on 
the  in s t ruc t ion  being performed. 
2) Ine t ruc t ion  Register (IR): Thio double length r e g i s t e r  
contains the operat ion and the  memory addreer of t h e  in r t ruc t ion  t o  be 
pz fomzd .  
execution from the  contents of t h i s  r eg i s t e r .  
The operation code of the in s t ruc t ion  i r  decoded f o r  
3) Ins t ruc t ion  Addrees Counter (IAC): The general memory address 
(channel and sector)  of the  next ins t ruc t ion  appears i n  t h i s  r eg i s t e r .  
s ec to r  port ion of t h e  IAC normally advances by two before each in s t ruc t ion  
The 
i a  ca l l ed  f o r  s ince  the  3R I s  a double length reg ie te r .  Since ins t ruc t ione  
may reside only i n  the  general memory, there  is no provision f o r  W, X, Y o r  
Z i n  t he  SAC. 
4) Alternate  Addreee Register (AAR): This r eg ie t e r  l e  used f o r  
1 
storing an a l t e r n a t e  addrees f o r  entry i n to  the MAR when the  a l t e r n a t e  
&caress code is  detected i n  the IR (see Section V-A). 
i 
1 
I 8 
5) Mask Register  (MR): Contains t h e  meking data f o r  scan 
o p r a t i o n s  (see Section v-Jj. 
- 6 -  
6) In te r rupt  Address Register (IAR): Depressing one of the  
in t e r rup t  controls  (see Section VI-C) loads a sec tor  address in to  b i t  
posi t ions 2 - 2 of t h i s  r eg i s t e r .  A t  the  end of t h i s  operation, the  
sec tor  address is then loaded in to  the IAC f o r  use during the  following 
phase one cycle (see Sections V-D and VI-B3e). 
0 6  
7) Input-Output Register (IOR): This r e g i s t e r  is used as the  I 
x u h  data communication l i n k  between external 1/0 equipment and the 
;ezleral manory. Its operation is discussed i n  g rea t e r  d e t a i l  in Seotions 
VI-32 and VII-A2. 
6) xemory Word Counter (MWC): Although t h i s  r e g i s t e r  is not 
az i l ;o le  t o  the operator,  i t s  existance is bas ic  t o  the  operation of t h e  
.L,..L.&. Gperated by t he  machine's basic synchronizing c i r cu i t ry ,  it 
.XT.:L.IS z;-,e time-varying sequence of sector  addresses and, i n  conjunction 
with :';.,e &I, d i c t a t e s  t he  periods i n  time for which a memory sec tor  
spoc;;r'Led i n  the  MAR is avai lab le  f o r  a phase one 'br phase two operation. 
Other 2unc;ions of the faJC a r e  discussed i n  Section VI-B3d. 
?"ne r e g i s t e r s  connected with t h e  display memory which are ava i lab le  I 
t o  t he  operator arc designated B w, Cw, B x ,  Cxp B , Cy* BZ and C . 
r e g i s t e r s  a r e  addressable by programing (see Sections V-E and F). 
These Y Z 
Their 
funct ions a r e  described i n  the  following section. 
+ h  * .  # < *  4 ? 1 
- 7 -  
IV.  DISPLAY PROCESSOR FUNCTIONS 
TE;e blocks labeled X, Y and Z in Fig. 1 represent  the display 
processors of MAGIC. 
t o  the display. The 2 processor furnishes  control  funct ions t o  the  display. 
W is of iden t i ca l  construction but is associated with the  cont ro l  processor. 
X and Y processors furn ish  the coordinate information 
These display processors are designed t o  operate on display da ta  i n  
l i s t  form and are control led by t h e  cont ro l  processor. 
they may be considered as small, subordinate l i s t  processors. 
diagraii  of one of t he  display processors is shown i n  Fig. 4. 
pracessor cons is t s  of a continuously active A r e g i s t e r  ( w i t h  zero de tec tor )  
from which da ta  is  taken f o r  display, a B r e g i s t e r ,  a C r e g i s t e r ,  a serial 
binary full adder, and a masked comparator. 
di.,Jlay d i r e c t l y  from the A reg is te rs .  
-J;;ed by :he various ins t ruc t ions .  
locator via the B and B r eg i s t e r s .  2 data is recaived in  BZ from the 
keyboard and t h e  Z cont ro l  switches on t h e  display cont ro l  panel (see 
SecGion VI-B3) . 
Consequently 
A block 
Each display 
Data is  prwided  t o  the primary 
The remaining c i r c u i t r y  is acti- 
Coordinate da t a  is received from the 
X Y 
I 
V. MAGIC INSTRUCTIONS 
An ins t ruc t ion  is entered in to  memory as two words (Fig. 3). The 
fl;.st o r  high order word of t he  ins t ruc t ion  contains the  most s ign i f i can t  
opczation code d i g i t .  This word usually exis ts  i n  t h e  even numbered 
word n (even) word n + 1 (odd) 
Instruct ion:  1 1 5 2 2 0 7 2 
7 
seccors i n  a given channel. The l eas t  s ign i f i can t  operation d i g i t  is  
i 
channel operat  ion 
(includes W 
and X as 
required) 
cor.tained i n  the  low order word of the ins t ruc t ion  (see Figs. 3 and 3a). 
In i t ruc t ions  are usually wr i t ten  i n  o c t a l  notat ion combining b i t s  W, X, 
sec to r  
(includes Y 
and Z as 
required) 
Y and Z as p a r t  of t h e  oc t a l  d i g i t  covering t h e i r  respect ive b i t  
posi t ions.  
would be wr i t t en  as: 
Thus, t o  f i l l  t he  Cx register from sec to r  72 of channel 114 
Figure 3a. 
sanple  programming sheet  appears i n  appendix B. The individual 
i n s t ruc t ions  and t h e i r  explanations follow. The le t ter  X appearing i n  any 
of t h e  numerical examples t o  follow indica tes  unused o c t a l  d i g i t s  o r  binary 
b i t s .  
A. Al ternate  Addressing 
Sector 1778 (12710) is used f o r  a l t e r n a t e  addressing. I f  1778 
appea r s  i n  the  sec tor  portion of t h e  IR as a r e s u l t  of a phase one cycle,  
0 6  
L b b G  L.VLILb...CY r . . - . C ~ . - . t ~  nf the sector portion of the  AAR (AAR b i t s  2 - 2 ) are 
t ransfer red  t o  the PIAR instead of the sec to r  177 i n  the  IR. The 1778 8 
. I  
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A. DELETE 
8 .  SHIFT RIGHT 
C. SHIFT LEFT 
D. NORMAL WRITE SOURCE 
E. ADD 
F. INSERT 
G. BLOCK TRANSFER 
D R U M  CHANNEL 
WRITE CONTROL 
C FROM GENERAL MEMORY 
Y 
C REGISTER 
COM PLEMENTER 
1 INPUT FROM PRIMARY 
DISPLAY 
A > C  
A f C  
C REGISTER 
---I-- 
REGISTER 
FIGURE 4. W , X , Y ,  or Z SUBORDINATE LIST PROCESSOR 
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I 
rer:.ains ii-. t he  sec tor  portion of the  IR. The a l t e r n a t e  addressing is 
accompiished a t  the end of the phase one cycle, and may be 'appl ied t o  
a l L  inz i ruc t ions  except the  CONTROL ins t ruc t ions  (see sec t ion  V-D). 
The remainder of t h i s  sect ion is devoted t o  t h e  explanation of the  
inszruct ion r epe r to i r e  of MAGIC. An in s t ruc t ion  l i s t  is provided i n  
appendix A f o r  quick reference. 
B. Block Transfers 
Transfers of whole channels, pa r t s  of channels or s ing le  
specif ied sec tors  t o  other channels a r e  possible  i n  MAGIC with the  block 
t r a n s f e r  operations. Block t ransfers  between general memory channels and 
display namory channels (W, X, Y, Z) are d i r e c t .  Block t r ans fe r s  between 
two general memory channels must be done i n  two s teps :  From a specif ied 
general  meiiory channel t o  a display memory channel and then from t h a t  
display inemory channel t o  the desired general  memory channel. The W 
channel is usually used f o r  t h i s  purpose. Partial channel block t r ans fe r s  
occur from a specif ied sec tor  address t o  the  end of t h a t  channel (usually 
designated as  "rev.", short  f o r  revolution pulse which occurs once per 
revolGtion of the  drum and s ign i f i e s  t he  beginning or end of a channel). 
Single sec tor  block t r ans fe r s  necessar i ly  use t h e  same sec tor  i n  both 
channels involved. The instruct ion codes are as  follows: 
Octal. Code 
00 BLOCK TRANSFER W+X+Y+Z from general  
memory, specified sec tor  t o  rev. 
- - - ^ - -  - - ' - n n ~  =--m u Y & V + X  t o  general  BLUGK lMLLwr fin ALUIY .. . -.. - . - -01 
memory, specif ied sec tor  t o  rev. 
Same as 00, except t h a t  only the  specif ied 
sector  i s  t ransfer red .  
02 
9 c 
03 Same as  01, except t h a t  only the  gpecified 
sec tor  is t ransferred.  
- 12 - 
In a l l  c;ses,  the source data of the block transfers remains 
unchafiged. Operations 00 and 02 may specify any combination of W, x, 
Y or Z. The saxe can be done with operations 01 and 03, although 
there is as yer no known reason for doing SO. The display may be 
cleared by block transferring a vacant general memory channel, t o  x, 
Y and Z simultaneously. 
Instruction example: Block transfer, sector to rev. 
starting with sector 63 of channel 434 to X and Y: 
I4350 I 0463 I 
C. Jump Operations 
A jump operation is one in which the contents of the IAC are 
replaced by the operand address portion of the IR, instead of the IAC 
proceedii-.g in its normal counting sequence. This address must be limited 
to locations in general memory. 
address source. 
There are some exceptions as to the jump 
These will be apparent in the following text. A jump 
usually forccs the program out of numerical sequence, and is used for 
reiterative loops, internal condition testing, sub-program linking, etC. 
The operation codes are as follows: 
Och,al Code 
10 1. JUMP the IAC unconditionally to the 
operand address specified in the IR. 
Instruction example: Jump to sector 77 of channel 44: 
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2, Sense Lights (see a l s o  op. code 17 below), 
If W, X, Y o r  Z is  included with t h i s  
ins t ruc t ion  code, and i f  t h e  corresponding 
sense l i g h t  (SLW, SLX, SLY, SLZ) is ON, a 
jump w i l l  occur and t h e  sense l i g h t  (Fig. 7) 
w i l l  be turned o f f ,  I f  t h e  sense l i g h t  is 
o f f ,  a jump w i l l  not occur. An OR in t e r ro -  
gation function is generated i f  more than one 
sense l i g h t  is interrogated i n  the  same 
instruct ion.  
In s t ruc t ion  example: Jump t o  channel 0 4 6 ,  sec to r  077 i f  SLX 
o r  SLY is on: I045J! I Oh77 I 
Octal Code 
12 JUMP the  IAC t o  t h e  operand address spec i f ied  
i n  t h e  IR i f  t he  spec i f ied  overflow f l i p - f l o p  
(W, X, Y o r  Z) is on, Any des i red  combination 
of W ,  X, Y or  Z may be  used. If t h i s  is  done, 
any one of t he  spec i f ied  overflow f l ip - f lops  
being on w i l l  s a t i s f y  the  condition f o r  a 
jump. The overflow f l i p - f l o p s  are not reset, 
Ins t ruc t ion  example: 
overflow f l i p - f l o p  i s  on: 0451 2477 . 
Jump t o  sec to r  77 of channel 44 i f  X o r  Y 
I l l  
14 JUMP the IAC t o  t h e  sec tor  address spec i f ied  
6 i n  the AAR b i t s  2' - 2 i f  t h e  spec i f ied  A 
r eg i s t e r  OJ, X, Y or  2) sees a zero i n  t h e  sec tor  
specif ied i n  t h e  JR, 
channel (W, X, Y o r  Z) is used, a zero i n  any of 
them w i l l  s a t i s f y  the  condition f o r  a jump. 
I f  more than one display 
t he  
'* 4 , .  - 
I, 
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2 
Ins t ruc t ion  example: Jump t o  sector  77 of channel 44 i f  A 
is  zero i n  sec to r  50: I0441 14250 I , AAR contents: X077. 
Note t h a t  t he  channel address is not a f fec ted .  
Octal Code 
16 JUMP t h e  IAC t o  the operand address spec i f ied  
i n  t h e  IR if t h e  "NO HIT" f l i p - f l o p  (NHFF) is 
on. The NHFF is  not reset. 
Ins t ruc t ion  example: 
hWFF is on: 10441 I6077 1 . See sec t ion  J (Scan Operations) f o r  
fu r the r  information about the  NO HIT f l ip - f lop .  
Jump t o  sector  77 of channel 44 i f  t h e  
If :I.s jump conditions f o r  operations 10, 12, 14 o r  16 are not s a t i s f i e d ,  
jump vi11 not occur and t h e  next Ins t ruc t ion  is taken i n  normal sequence. 
The source da ta  (except f o r  the  sense l igh ts )  f o r  any jump operation remains 
unchanged regardless  of t he  success of the jump. 
D. Co-iltrol Operations 
This c l a s s  of operations includes many functions which will be 
discussed sepa i -ae ly  below. 
1. In te r rupt :  When an in te r rupt  i n s t ruc t ion  occurs i n  t h e  IR, 
the  machine remains i n  phase two u n t i l  one of t h e  in t e r rup t  
cont ro ls  i s  depressed. A t  t ha t  t i m e  an in t e r rup t  s ec to r  
address unique t o  t h e  control used is placed i n  the  2 
b i t  pos i t ions  of t h e  IAR. These,IAR b i t s  are then t ransfer red  
0 6  - 2 
to rhe sec to r  portion of the IAC and t h e  in t e r rup t  operation 
i s  terminated. As a r e s u l t ,  t h e  processor jumps t o  t h e  sec to r  
s o  specif ied.  The channel address i n  t h e  IAC and the  contents  1 
of the US. =re nxha~gerl ,  S e e  section VI-B3e for a more 
de t a i l ed  descr ip t ion  of the  in t e r rup t  controls .  The in t e r rup t  
operation codes are as follows: 
. I  
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Octal Code 
11 INTERRUPT: Hold t h e  machine i n  phase two 
u n t i l  an in te r rupt  cont ro l  is depressed. 
Then modify the IAC s e c t o r  address as 
described above and terminate t h e  operation. 
Ins t ruc t ion  example: Perform an In te r rupt :  XXXl lXXX . 
This i n s t ruc t ion  i s  usually accompanied by a l is t  of unconditional 
I l l  
jump ins t ruc t ions  ( i n  t h e  same channel) i n  t h e  sec to r s  addressed 
3y the in t e r rup t  controls  for  branching t o  t h e  desired subroutines. 
See Fig. 10. 
2. F i l l  cont ro l  f o r  display B r e g i s t e r s  (X, Y and 2): 
Octal Code 
TRANSFER t o  Bx and B r e g i s t e r s  from loca tor  
coordinate r e g i s t e r s  and t r a n s f e r  t o  BZ from 
the keyboard r e g i s t e r  and t h e  2 controls .  
Y 
13 
No 
other  da t a  o r  r e g i s t e r s  are af fec ted .  
In s t ruc t ion  example: Perform a t r a n s f e r  operation: XXXl 3XXX . 
3. External Control: 
I l l  
Octal Code 
Output a s ingle  t pulse t o  an external  device. 
Nothing within the  processor i t s e l f  i s  effected.  
13 15 
A t  present ,  four  devices may be control led;  one 
each f o r  W, X, Y o r  2. 
devices may be  controlled simultaneously. 
Enabie ari extarfiai devitc: 
Obviously, up t o  four  
Ins t ruc t ion  exampie: 1-1 I G ~ I  I-& I """'I. 
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4. H a l t ,  Breakpoint, and Sense Light Control: The machine 
language codes are l i s t e d  below f o r  t he  various operations 
included i n  t h i s  ins t ruc t ion .  
In s t ruc t ion  Sub -code Octal ;ode Function w_xxz 
17 1 1 1 1  HALT XX31 76XX 
1 0 0 0  Set SLW XX21 70XX 
0 1 0 0  S e t  SLX XX11 70XX 
0 0 1 0  S e t  SLY XXOl  74xx 
0 0 0 1  S e t  SLZ XXOl 72XX 
0 0 0 0  BREAKPOINT XXO1 70XX 
1. % ! T :  The machine w i l l  h a l t  upon r ece ip t  of t h i s  ins t ruc t ion ,  
regardless of t he  operation mode (see Section VI-Blg) it i s  in.  
2. 3REAKPOIXT: Halts t h e  machine only i f  it is  i n  breakpoint 
operation mode. 
Sense Light Set: 3.  Turns on t h e  sense l i g h t s  spec i f ied  by W, X, Y'  
or Z. Although more than one sense l i g h t  may be turned on w i t h  
rhe same ins t ruc t ion ,  obviously a l l  cannot be  turned on a t  once. 
Such an in s t ruc t ion  would be  a h a l t  i n s t ruc t ion  (see a l s o  op. code 
10). This c l a s s  of ins t ruc t ions  does not a f f e c t  t h e  machine i n  any 
way o ther  than t h a t  which i s  specif ied above. 
E. F i l l  Operations 
This class of operations w i l l  f i l l  t he  following r e g i s t e r s  from 
the  address of general memory spec i f ied  in  t h e  ins t ruc t ion :  AAR, MR, IOR, 
IAR. I f  W o r  X o r  Y or  Z o r  any combination thereof is included i n  t h e  
Y )  
i n s t ruc t ion ,  t h e  following r e g i s t e r s  may be f i l l e d :  Bw, Cws Bxs Cxs B 
B and C . The da ta  i n  the  specified memory addrese i n  all cases remains 
unchanged. 
Z z 
The ins t ruc t ion  codes a r e  as follows: 
aczal Code 
21 FILL B (W+X+Y+Z) r eg i s t e r .  
22 FILL C (W+X+Y+Z) r eg i s t e r .  
23 FILL the  a l t e r n a t e  address r e g i s t e r  (AAR). 
24 FILL t h e  mask r e g i s t e r  (MR). 
25 FILL t h e  1/0 r eg i s t e r  (IOR). 
26 FILL the  in te r rupt  address r e g i s t e r  (IAR). 
When using operations 21 o r  22, any combination of W, X, Y o r  Z may be 
spec i f ied .  
In s t ruc t ion  example: F i l l  Cx, C and C r e g i s t e r s  from channel Y z 
3 3 4 ,  sec to r  105: 13352 I 2705 I 
F. Empty Operations 
The same r e g i s t e r s  as l i s t e d  i n  t h e  Fill operations may be 
emptLed i n t o  t h e  address of general memory spec i f ied  i n  t h e  ins t ruc t ion .  
Thk contents  22 a l l  r e g i s t e r s  except the B r e g i s t e r s  and t h e  IOR remain 
unchwged. The These r e g i s t e r s  are reset t o  zero as they are emptied. 
i n s t ruc t ions  codes are as follows: 
Octal Code 
31 EMPTY B (W+X+Y+Z) reg is ter . 
32 EMPTY C (W+X+Y+Z) r e g i s t e r .  
3 3  EMPTY alternate address r e g i s t e r  (AAR) . 
3 4  EMPTY mask r e g i s t e r  (MR). 
35 EMPTY 1/0 r e g i s t e r  (IOR) . 
36 EMPTY in te r rupt  address r e g i s t e r  (IAR) . 
When using operations 31 o r  32, any combination of W, X, Y or 2 may be 
spec i f ied .  
T--L-..C.+.,’rrn lIlb LubcLvr. nuample: _.____ 
sector 105: 
Empty t h e  mask r e g i s t e r  i n t o  channel 334,  
13343 I 4105 I . 
- 18 - 
G. Ari';kinetic Operations 
~t :..q be recal led t h a t  data within MAGIC is unsigned, and 
- _  
a,L IL..~;--S a r e  assumed posit ive.  There is a binary f u l l  adder i n  each 
. s;bordinate l i s t  processor. Therefore, up t o  four  additions may be 
perforrr.eL simultaneously (i.e., any combination of W, X, Y and Z may be 
used.) Tie contents of the  C r e g i s t e r  are added t o  the  contents of t h e  
A r e s i s t e r ,  with the  r e s u l t  being wr i t t en  back on the  drum a t  the  same 
seczcr  Z Z r e s s .  Subtraction is  performed by applying the  complement,ofi)? 
t::e c r 2 s : ~ t e r  t o  the adder. When "subtracting" i n  t h i s  manner, t he  C 
v A L 4 i s - z  i ;;tp';t Co the  adder is i n  the  form of a ones complement. 
11-  .baab-vka' - , -C .  
ekc., ,cl 00008, regarded as a "negative" number, is t he  same as - (7777)8 
o r  " (LG95) 
Thus f o r  
numbers, 77778, regarded as negative, is  t he  same aa 0 ,  77768 - -1, 
I n  t h i s  method of subtract ion the  answer w i l l  always have t o  
The occurrence of 
. 10 
be corrac-dd, e i t h e r  by adding one o r  by recomplementing. 
a;l ;srcrz'lc,*r indicates  t h a t  a one should be added t o  the  r e s u l t ,  and t h a t  it 
I, -,osl",ve. If there  is  no overflow it indicates  t ha t  t h e  r e s u l t  is 
"Tiega",fvs'*; i~ m y  be l e f t  as is or recomplemented as desired.  
Nodulo 2 addition is performed by simply not permitt ing t h e  propagation 
of axy carries during the  addition. Since t h e  adders are p a r t  of the  display 
processors, the channel address of t he  ins t ruc t ion  has no meaning. The 
sector address of t he  ins t ruc t ion  spec i f ies  the  sec tor  within the  pa r t i cu la r  
display channel t o  be added t o  i t s  C r eg i s t e r ,  o r  the  s t a r t i n g  sec tor  f o r  
addi t ion  Eron t h a t  sec tor  t o  rev. 
-. ine coateiits of ",e C r e g t s t e r  involved remain unchanged a t  t h e  
con>,z.zion G: d i e  addi t ion operation. If an overflow occurs, t he  respect ive 
overflow flip-flea i s  s e t .  
a t  t he  beginning oi ;;he ari thmetic operation. 
Also, the  respective overflow f l ip - f lop  is reset 
I The i n s t a c t i o n  codas are as 
follows : I\ 
acta1 Code 
40 
41 
42 
43 
44 
45 
46 
47 
ADD A and C (W+X+Y+Z) , specif ied sector .  
ADD A. and 'E (W+X+Y+Z) , specif ied sec tor .  
ADD A and C (WX+Y+Z), Mod. 2, spec i f ied  
sector.  
ADD A and (W+X+Y+Z) , Mod. 2, specif  ied 
sector .  
Same as 40, specif ied sec tor  t o  rev. 
Same as  41, specif ied sec tor  t o  rev. 
Same as 42, spec i f ied  sec tor  t o  rev. 
Same as 43, specif ied sec tor  t o  rev. 
Ins t ruc t ion  example: 
channels X and Y: I n 1 4  114271, C contents: 0002 
or: In14  104271, C contents: 7775 
"Subtract" 210 from sec tor  27 of display 
X8Y 
XSY 
The X and Y overflow f l ip- f lops ,  having been reset a t  the  beginning of 
the operation, would be set a t  t he  end of the  operation i n  e i t h e r  of t he  
above examples. 
s2ecif ied sec tor  and rev. t h a t  results i n  an overflow w i l l  set the  
respec t ive  overflow f l ip- f lop .  
During a 44-47 operation, any sec tor  addi t ion  between the  
H. I n se r t  Operations 
The i n s e r t  operations, applicable only t o  W, X, Y and 2 a r e  t r u e  
That is, a data  word residing i n  the  B r e g i s t e r  of t he  display i i lser ts .  
processor involved w i l l  be wr i t ten  i n t o  the  specif ied sec tor  of i ts  channel 
and t h e  previous contents of t h a t  sector  w i l l  be moved t o  the  next sec tor  
..-.d so  on t o  the  end of the channel. Data appearing before t h e  specif ied 
seczor i s  unaffected. 
channel previous t o  the  i n s e r t  operation w i i i  be hi i t s  E register at  the 
end of the  i n s e r t  operation. 
The contents of t he  l a s t  word (word 12710) i n  the  
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.-.a implied above, a necessary prerequis i te  f o r  an i n s e r t  operation 
_ .  Ls r h  i~ll i i- .~ of t h e  respect ive B reg is te r .  
p r o g z m  o r  via t he  keyboard (when working with the  display).  
Such may be performed v i a  
An i n s e r t  
w 
:.cy 32 ,;trformed i n  any desired combination of t he  W, X, Y o r  2 channels. 
The  i-- ..s;ruction codes a r e  as follows: 
Oe:d Code 
50 INSERT the  contents of B (W+X+Y+Z) r e g i s t e r  
in to  i t s  respective memory channel a t  the  
sector  address specif ied in t he  instruct ion.  
Instruction example: Inser t  B contents in to  sec tor  30 of W: 
W 
I e 1 ~ x 2 5  I0030 I 
W coiltents before inser t :  address: 
contents : 
W contents a f t e r  inser t :  address: 
contents : 
Ocral  Code 
51 INSERT the  contents of B (W+X+Y+Z) r e g i s t e r  
a t  t he  f i r s t  zero word detected i n  i t s  
respective display channel specif ied i n  the  
instruction. The zero word detected is retained 
and appears i n  the  f i r s t  word following the  
inser ted word a t  t h e  end of t he  operation. 
Ins t ruc t ion  example: 
i n  channel W: XX25 lXXX 
W contents before inser t :  address: 
Inser t  Bw contents i n to  1st zero detected 
I l l  
contents : 
I 
1: f i r s t  zero i n  channel. 
W contents a f t e r  inser t :  address:  
cnrrterrtn I 
I 
2: loca t ion  of new first zero i n  channel. 
1 . f  
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It may be noted t h a t  any or  a l l  d i sp lay  channels may be designated 
i n  t h i s  operation. 
channels w i l l  r e s u l t  i n  an i n s e r t  a t  t h a t  s ec to r  f o r  a l l  of the designated 
c..,snzls. 
The f i r s t  zero detected i n  any of t h e  designated 
I. Delete Operations 
The d e l e t e  ins t ruc t ions ,  applicable only t o  W, X, Y and 2, are 
That is, a da ta  word res id ing  i n  a display channel s ec to r  t r u e  de le tes .  
spec i f ied  i n  t h e  in s t ruc t ion  is deleted and a l l  following da ta  words i n  
t h e  channel move up t o  f i l l  t he  gap (see ins t ruc t ion  examples below). 
deleted word i s  l o s t .  
unaffected. 
i s  zeroed a f t e r  i t s  contents have been moved up t o  the next t o  t h e  las t  
word. TSe contents of t h e  last  word are therefore  not l o s t .  A d e l e t e  
o2eration may be performed i n  any desired combination of W, X, Y o r  2. 
The ins t ruc t ion  codes follow: 
Octal Code 
The 
Data appearing before t h e  spec i f ied  sec tor  is 
In  keeping with a t rue de l e t e ,  t he  l a s t  word i n  the  channel 
52 DELETE the contents  of W, X, Y o r  2 Channel(s) 
a t  t he  sector  address spec i f ied  i n  t h e  
in s t ruc t ion  example: Delete s ec to r  33 of X, Y and 2: 
i n s t ruc t ion  
1~x15 I2633 
The following holds a l s o  f o r  Y and 2: 
X contents  before delete:  address: 
contents  : 
X contents a f t e r  delete:  
contents : 
I . .  
, .  * a  1 .  
53 DELETE the  contents of W, X, Y o r  2 channel(s) 
a t  t h e  first zero word detected i n  the  channel(s), 
In s t ruc t ion  example: Delete 1st zero found i n  channel W: 
1x25 I 30001 
W contents before delete:  address: 
contents : 
*€irst zero i n  channel 
W contents after de le te :  address: 
contents : 
Ii;; ncy be noted t h a t  any o r  a l l  display channels may be designated i n  t h i s  
oper2:ion. The first zero detected i n  any of t h e  designated channels w i l l  
r e s u l t  i n  i d e l e t e  a t  t h a t  sec tor  f o r  a l l  of t h e  designated channels. 
J. Masked Scan Ins t ruc t ions  
This c l a s s  of ins t ruc t ions  applies only t o  channels W, X, Y and 2. 
The sea operations cannot be performed on da ta  i n  general memory. During 
one revolution of t h e  drum, t h e  execution of a scan operation w i l l  compare 
t h e  da t a  words i n  t h e  spec i f ied  display channel with t h e  contents of t h e  C 
r e g i s t e r  associated with t h a t  channel. All .  scan operations w i l l  scan da ta  
sequent ia l ly  from t h e  sec to r  spec i f ied  in t h e  in s t ruc t ion  t o  t h e  end of t he  
channel. An exception: t h e  COMPARE operation (see below) which operates 
only on the sec tor  spec i f ied  i n  t h e  instruct ion.  
Since the  scan operations are masked, t h e  masking d a t a  should be loaded 
i n t o  t h e  mask r e g i s t e r  (MR) p r i o r  t o  the execution of a scan operation, 
Masking i s  periormed on a serial basis.  Thus a "1" i n  any b i t  pos i t ion  i n  
the  mask r e g i s t e r  w i l l  cause t h a t  b i t  posi t ion of the A and C r e g i s t e r s  
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ir-volved t o  be compared. Therefore, t he  "ones" ex is t ing  i n  the mask 
-,--gister a t  t he  
Lack data word. 
c h n n e l  X which 
77778. To f ind  
time of the  scan determine the  b i t  f i e l d  scanned within 
For example: t o  scan f o r  t h e  f i r s t  whole word i n  
is  less than a number in  Cx one would load the  MR w i t h  
t h e  f i r s t  least s ign i f icant  oc t a l  d ig i t : kn  channel X 
which is iess than the  least s igni f icant  o c t a l  d i g i t  i n  Cx one would load 
che MR with 00078. 
T'e-re are two d i r e c t  ways t o  scan f o r  a word which contains a l l  zeros: 
t h e  A = C operation i n  which (1) The A = 0 scan operation i t s e l f ,  and (2) 
L L  zeros are placed i n  the C r eg i s t e r  involved and 7777 
:.A. 
de:ecCoo.;s t i e d  t o  the A r e g i s t e r s  (see Fig. 4). Therefore, i n  order t o  
sc-n a b i t  f i e l d  less than a f u l l  word f o r  a l l  zeros within t h a t  f i e l d ,  
one must use the  A = C operation. 
is placed in  t h e  
8 
f-i. ibis A = 0 operation I s  p& masked, since it makes use of t h e  zero 
A scan operation may be e i ther  successful o r  unsuccessful. I f  the 
scan operation is successful, t he  following events occur: (1) The address 
of :he successfully scanned word is t ransferred from t h e  MWC t o  b i t s  2' - 2 
of t h e  AAR. The remaining AAR b i t s  are unaffected. (2) The successful ly  
6 
scanned whole word is placed in  the B r e g i s t e r  associated w i t h  t h a t  channel 
rezardless  of the mask f i e l d .  The scan operation is terminated a t  t h e  
::;ne of t h i s  "hit". I f  t he  scan is unsuccessful, the following occurs: 
(1) The scan operation self-terminates a t  the  end of t h e  channel. (2) The 
"NO HIT" f l i p - f lop  (MZFF) i s  turned on, l igh t ing  the MIFF indicator  on the  
processor control  panel (the W F  is reset a t  the  beginning of every scan 
o?eration).  (3) "he AAR contents remain unchanged. (4) The last  word 
(word 127 
(3) 
) of the scanned channel is placed i n  the  respect ive B r eg i s t e r .  10 
The acan G ,...rations may be performed on any combination of W, X, 
Y o r  Z slrixlt;i-.eously. 
should be  noted. TSe f i r s t  word tha t  s a t i s f i e s  the  scan requirements 
i n  any one of =he channels being simultaneously scanned w i l l  terminate 
I f  t h i s  i s  done, the following cha rac t e r i s t i c s  
the  scan. 
as previocsly described. 
involved w i l l  contain the  data  i n  t h a t  sector of t h e i r  respect ive channels. 
I f  
h e  op~:.---or. :eminares i n  the same manner as f o r  a s ing le  channel scan. 
A l s o ,  ;;;e ..,askins data  is  necessar i ly  the  same f o r  simultaneously scanned 
The sector  address of t h i s  f i r s t  word w i l l  appear i n  ihe AAR 
A t  the end of such a scan each B r e g i s t e r  
05  the scanned channels contain data tha t  w i l l  s a t i s f y  the scan, 
+ 
displzy c'=anrieEs. 
Any scan operation w i l l  not change data within the  scanned display 
channels jr the data  contained within the  respect ive C r eg i s t e r s .  
instrucci;:l w i e s  a r e  l i s t e d  below: 
The 
Octal Code 
60 SCAN (Masked) fo r  A = C (W+X+Y+Z) 
61 SCAN (Masked) fo r  A > C (W+X+Y+Z) 
62 SCAN (Masked) fo r  A < C (wt-X+Y+Z) 
63 SCAN (Not Masked) f o r  A = 0 (wt-X+Y+Z) 
64 SCAN (Masked) for  A # C (W+X+Y+Z) 
65 SCAN (Masked) for  A = C i n  both X and Y 
simultaneously 
66 COMPARE (Masked) A and C (W+X+Y+Z) f o r  
A = C within a specified sector .  
1ns:raction examples: 1. Scan channel W f o r  the  f i r s t  word 
a f t e r  sector  408 whose second most s ign i f i can t  d i g i t  i s  less 
than 5: 1 Xx26i2041i . These reg is te rs  must be loaded p r io r  t o  
t h s  scan operation: C contents: 
I 
x5xx8 
MR contents: 07008 
W 
.. 25 
2. Using the COMPARE inst ruct ion,  check t o  see i f  the  l e a s t  
s ign i f i can t  b i t  of word 170 i n  W is, a "ONE": 8 
These r eg i s t e r s  must be loaded p r io r  t o  the  scan operation: 
C contents: XXXl 
9 
.L 
MR contents: 0001 
W 
L.S .Be 
It should be noted here  t h a t  scan instruct ion 65 requires  a simultaneous 
hit i n  boch X and Y t o  s a t i s f y  t h e  scan requirements. This is useful  when 
scanniag f o r  a desired coordinate. 
r zg i s t e r s  :a be loaded with the  same data. 
scasned i n  X and Y w i l l  be ident ica l ly  masked. 
It is not necessary f o r  the  Cx and C 
Y 
As previously s t a t ed ,  t he  words 
This operation appl ies  only 
:G X and Y which must be included in  the  instruct ion.  
K. Sh i f t  Operations 
The s h i f t  operations per ta in  only t o  W, X, Y and Z, and apply t o  
r.-.e s h i f t i n g  of t h e  b i t s  ( r igh t  or  l e f t )  within a s ing le  da ta  word. 
as seen below, a l l  t he  words between a specif ied sec tor  and rev. may be 
However, 
shifted i n  one operation. Overflow during t h e  s h i f t  operations is  not 
propagated to the  adjacent data  words and is l o s t .  
Shi f t ing  "right" decreases the binary weights of the  sh i f t ed  b i t s  and 
s%ft ing " le f t "  increases the  binary weights of t he  sh i f t ed  b i t s .  
examples below). 
(See the  
A l l  data  outside of the  f i e l d  of s h i f t  is  not affected.  
hiso no r eg i s t e r s  are affected by t h i s  operation. 
t h e  shift i n  a l l  cases. For example: 
r e s u l t l r ; ~  word is  0004 
shifts the designated word(s) one bit pos i t ion  only. 
;saL"Lons, the shift operation must be performed twice. 
A zero is  inser ted "behind" 
i f  the  word O0OZ8 is sh i f ted  l e f t ,  t he  
not 00058. The execution of t h e  s h i f t  operation 
8' 
This, t c  shift  twc? h i t  
The s h i f t  operation 
may be pe:rfoimed simultaneously on any combination of channels W, X, Y or  2 .  
as desired.  The ins t ruc t ion  codes a r e  l i s t e d  below. 
Octal Code 
70 
71 
72 
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SHIFT RIGHT (W+X+Y+Z) the  contents of only 
the  sec tor  specified i n  the  ins t ruc t ion ,  
SHIFT RIGHT oS+X+Y+Z) from the  sec tor  specif ied 
i n  the  ins t ruc t ion  t o  the end of t he  channel. 
SHIFT LEFT (WtX+Y+Z) the  contents of only the  
sec tor  specif ied i n  the  inetruct ion.  
73 SHIFT LEFT (WtX+Y+Z) from the  sec tor  specif ied 
i n  the  ins t ruc t ion  t o  the  end of the channel. 
Ins t ruc t ion  examples: 1. Shi f t  r i g h t  sec tor  lo8 of channel W 
one b i t :  1x27 I O O l O l  
Contents of sec tor  10 of  W before s h i f t :  70438 8 
Contents of s ec to r  lo8 of W a f t e r  s h i f t :  34218 
2. Sh i f t  a l l  words i n  channel W l e f t  one b i t :  I XX27 1 3000 I ',. 
Contents of ( for  example) sector  208 of W before' s h i f t :  
61068 
70438, . -. 
- Contents of sec to r  208 of W a f t e r  s h i f t :  
VI. MANUAL CONTROLS 
XG-2 i s  divided in to  three  sections:  (1) primary display with l i g h t  
pea (right display console), (2) secondary display ( l e f t  console) and 
(3) cont ro l  console (center) ,  
' L e  rxnual controls  on the  consoles l i s t e d  above which a r e  ava i lab le  t o  the  
o?era';or. A schematic rendi t ion  of the physical layout of MAGIC appears in  
This sect ion w i l l  qescr ibe t h e  functions of 
F i  so. rr 5, showing the  loca t ion  of t he  various control  panels. 
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I,. 3 i r ; p l a y  Console Operation 
The display consoles each consis t  of a CRT with magnetic def lec t ion  
a n p l i f i e r s ,  preamplifiers,  power supplies and display controls .  The CRT 
I dL.- ;ec t ion  scheme is  a dual one; consis t ing of a main def lec t ion  yoke, 
1 .  
~ 
anci a "pigSy-back" yoke f o r  r e l a t ive ly  f a s t ,  shor t  excursion def lec t ions ,  
The  two def lec t ion  systems are e lec t ronica l ly  independent, 
1. Power 
The power controls  f o r  both display un i t s  a r e  independent of t h e  
processor. The power switches a r e  located a t  t h e  bottom l e f t  corner of 
the front of t he  secondary display chassis.  BEFORE TURNING DISPLAY POWBR 
02- OR OFF I T  I S  VERY IMPORTANT THAT THE BRIGHTNESS CONTROLS OF EACH DISELAY 
Zi2 ' I 'URNED TO MINIPfUN BRIGHTNESS OR FULL COUNTER-CLOCKWISE POSITION. FaQlure 
t o  do this may cause the CCT tube faces t o  be burned. T o  turn display power 
or.: (1) tu rn  on the  I'FILI' switch, w a i t  one minute, then (2) t u rn  on the  
"I:.V.lt switch. 
Do turn off the  I 'F ILI~  switch before the  "H.V." switch. 
To t u r n  power o f f ,  t u rn  off both switches simultaneously,, 
2. CRT Adjustments 
Both displays have focus and brightness controls  located near each 
CRY face.  
i n t ens i f i ed  display da ta  and CRT re t races  are invis ib le .  
The brightness controls  should be adjusted so t h a t  a l l  non- 
3 ,  Deflection Amplifier Adjustments 
The  displays have ident ica l  amplif iers  and associated cont ro ls  f o r  
L ~ C  main and piggy-back (labeled Am.) def lec t ion  systems. The amplifier 
cont ro ls  are located as shown in Fig. 5. 
the  X and Y axes are ident ical .  
Gain and balance cont ro ls  f o r  
The ga in  cont ro ls  are s e l f  explanatory, 
I i! 
0 
1 
I 
I 
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a,.a.. *>+ the balance controls  e f f e c t  t h e  centering of t h e  display. Amplifier 
'i 
si,r.;ra,ion nay occur i f  t he  balance controls  are positioned i n  t h e  
v i c i n i t y  of t h e i r  control  limits. 
cont ro ls  w i l l  a f f e c t  t he  centering of t h e  e n t i r e  display.  
Adjustment of t he  piggy-back balance 
B. Control Console Operation 
T5e  cont ro l  console is divided in to  th ree  sect ions:  (1) processor 
c o n t r o l  panel, (2) processor indicator  panel, and (3) d isp lay  cont ro l  
panel. 
1. Processor Control Panel (see Fig. 6) 
a. POWER ON/OFF: This a l t e r n a t e  ac t ion  pushbutton cont ro ls  
power to the processor. 
switch i n  u n t i l  t h e  power suppl ies  get up t o  t h e i r  operating voltage 
(a few seconds). 
in as power is  turned of f .  
dram is up t o  speed. However, as the drum turns  up t o  speed, t he  processor 
may go i n t o  sporadic operation. This may be ha l ted  by depressing the  phase 
one control. 
When turning power on, hold t h e  master reset 
It is  a l s o  s a f e  prac t ice  t o  hold t h e  master reset switch 
The processor is ready t o  operate when t h e  
b. MASTER RESET (labeled MR): This pushbutton resets the  
processor. 
reset ,  as w e l l  as t h e  sense l i g h t s ,  t h e  run/ha l t  cont ro l  and various other  
l og ic  fiinctiions per t inent  t o  a r e se t  condition wi th in  t h e  processor. 
A l l  r e g i s t e r s  displayed on t h e  processor ind ica tor  panel are 
c. RUN: Depression of t h i s  pushbutton starts t h e  processor. If 
t h e  processor i s  i n  phase one, t h e  f i r s t  i n s t ruc t ion  w i l l  automatically be 
fetched f m z  the sddress spec i f i ed  F a  the LAC, 
phase two, t h e  in s t ruc t ion  i n  the  IR w i l l  be performed first.  
If the processor is i n  
- 30 - 
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d.  HALT: Depression of t h i s  pushbutton causes t h e  processor 
t o  h a l t  a t  Zize end of the  current  phase one cycle. The machine then 
. -  
; ~ L I Z ~  with the  cur ren t  i n s t ruc t ion  in t h e  IR, the  cur ren t  i n s t r u c t i o n  
I 
address  i n  t h e  MAR, t he  address of the next i n s t ruc t ion  i n  the IAC, and I 
the phase control i n  phase two mode. 
I 
, 
Therefore, the  f i r ~ t  machine function 
to be performed when t h e  RUN cont ro l  i s  next depressed is t h e  phase two 
aperation displayed i n  t h e  IR. 
e. PHASE ONE control :  When t h e  processor is hal ted ,  depression 
of r;iis pushbutton forces  the  processor t o  begin i n  phase one, fe tch ing  t h e  
firsc i n s t r u c t i o n  from the  address shown in t h e  IAC. 
f .  PHASE TWO control :  When t h e  processor is ha l t ed ,  depression 
or' t h i s  pushbutton forces  the processor t o  begin i n  phase two, performing 
the  operation shown i n  t he  IR. 
I 
~ 
g, Operation mode controls :  There are three  modes of operation 
i n  MAGIC: "Single Step", "Breakpoint", and l'Normal". If t h e  processor i s  
i n  the  s i n g l e  s t e p  mode, one phase one/phase two cyc le  w i l l  be  performed 
each time t h e  RUN pushbutton is depressed. 
one. 
o r  h a l t  operation will h a l t  t h e  processor i n  phase one. 
The processor w i l l  h a l t  in phaae 
If t h e  machine i s  i n  breakpoint mode, t h e  performance of a breakpoint 
If t h e  processor is 
i n s t ruc t ion  is 
The mode 
I 
i n  normal mode, it w i l l  continue t o  operate u n t i l  a h a l t  
~ 
execnced, a t  which time the  processor w i l l  halt  i n  phase one. 
con t ro l s  are not affected by master rese t .  
a t  say t i m e .  
running i n  normal o r  breakpoint mode is t o  depress the single s t e p  pushbutton. 
The operation mode nay be changed 
An accepted method of manually ha l t i ng  t h e  processor when 
r 
. 1 -  
. ,  
I ,  
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h. Individual r e g i s t e r  RESET controls: A s  shown i n  Fig. 6 ,  
the r e g i s ~ e r s  displayed on the  processor indicator  panel may be individually 
r e s e t  by i;,eir respec t ive  reset controls .  These are: 
/A, and X?. 
IR, MAR, IAC, MR, 
The one exception is  t h e  IOR, whose reset cont ro l  is  located 
i ;~  :he lower right-hand corner of t h e  processor ind ica tor  panel (see Fig. 7). 
8' 
it s t o n i d  be noted he re  t h a t  t h e  IAC is  always reset t o  channel address 700 
T'ne purpose of t h i s  is  discussed i n  V I l - A 2 ,  I 
- 
i. ERASE cont ro ls  (see a l s o  Section V I - B - l i ) .  One may erase any 
Erasure of t h e  display channels may memory cf~annel v i a  t h e  erase controls .  
be done at any t h e .  
Y' and Z'  chanriels) may be erased by a procedure outlined i n  Section V I I - A S .  
j. Overflow indicator /controls :  Within each display processor 
Tne general memory channels (including t h e  I / O ,  XI, 
(W, X, Y and Z j  t he re  is  associated w i t h  the arithmetic u n i t  an overflow f l i p -  
fLo2 (OFE'F). 
Depression of these  ind ica tor lcont ro ls  r e s e t  t h e  respec t ive  OFFF. 
discussions of t h e  a r i thmet ic  and jump ins t ruc t ions  f o r  fu r the r  information 
on t h e  fu;nctioi>s of 'the OFFFs. 
When an OFFF is set, i t s  respective indicator/control w i l l  l i g h t .  
I 
See t h e  
k. NO HIT indicator /control :  The i nd ica to r  portion of t h i s  
control., when on, ind ica tes  t h a t  a scan operation j u s t  performed w a s  
unsuccessful (i.e. "no hi t")  . 
t h e  no-hit f l i p - f l o p  (NHFF). 
i n s t ruc t ions  f o r  d e t a i l s  of t h e  functions of the "FF. 
Depression of t h i s  cont ro l  marmallp resets 
See t h e  discussions of t h e  jump and scan 
2. Processor Indica tor  Panel (see Fig. 7) 
This panel 
f ol 1 owing reg is t e r s  : 
disp lays  via indicator  lamps t h e  contents or' the 
IR,  IAC, MAR, AAR, MR, IAR and IOR. Pushbutton 
up t h e  MAR and IOR bit-by-bit are provided beneath 
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3.z lsi icators f o r  these r eg i s t e r s .  The manual cont ro ls  f o r  t h e  IOR and 
i t s  associated 1/0 channel are located i n  the lower r i g h t  corner of t he  
panel. Tiiese a r e  TZEAD" ( I / O  memory channel t o  IOR) , '"RESET' (IOR) , and 
l l \Ji tI~~' l  (IC3 t o  1/0 memory channel) . The 1/0 process is discussed i n  
. Sec:ior, VII-A2 .  The sense l i g h t s  are a l s o  displayed and may be manually 
reset 5y hLhe Master Reset Control. 
3. Gisplay Control Panel (See Fig. 8 )  
:%e display control  panel is divided into the  following sec t ions  i n  t h e  
discussion below: (a) 1/0 channel sec tor  se lec tor ,  (b) character  generator 
cont ro ls  (c) "Z" cont ro ls  and keyboard, (d) l i g h t  pen and loca tor  controls', 
(e) interrupt controls.  
E. I / O  channel sec tor  se lec tor :  This th ree  u n i t  thumbwheel 
s e l ec to r  deCei-;r;hes "+he sec tor  of the  1/0 channel t o  be used i n  conjunction 
w i t h  t he  external  control  of th is  channel. It may be operated a t  any time. 
b. Character generator control:  This a l t e r n a t e  act ion switch 
l inks che a b r a c t e r  generator t o  t h e  primary o r  secondary display. 
one d i s p l a y  u n i t  is f r e e  t o  display a mixture  of alphanumeric characters  
aad o:k.,cr Lata v h i l e  t h e  other  display u n i t  is l imited t o  displaying non- 
alphancneric da ta  only. This does not a f f e c t  t he  data s tored i n  t h e  Z o r  
2' channals. 
Thus, 
C. "Ztl cont ro ls  and keyboard. The Z display channel contains  
cont ro l  data f o r  t h e  var ious display presentation parameters. 
code f o r  alphanumeric characters  is  included. The 2 control  word format 
is  sSown i n  Fig. 9. 
The binary 
The TOW of toggle  switches (Z controls) at  t h e  bottom of the  display 
cont ro l  panel control  t h e  display presentation parameters and are so labeled. 
Depression of a toggle switch turns  it lfonf', r a i s ing  the  switch turns  it "off". 
Depressing two o r  more switches f o r  t he  same entry within a given parameter 
(e.g. brightness) is not  allowable. 
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e 1  
';'he ksyboard en ters  appropriate alphanumeric da ta  codes from itself 
. and :Le G ~ s ? I G ~  presentat ion codes from t h e  2 controle i n t o  the  B, r e g i s t e r  
upor. depression of any key. 
beiow: in to  tbe B and B r eg i s t e r s .  A subsequent i n s e r t  operation can then 
load chis X, Y and 2 data  in to  the  display memory, completely descr ibing @he 
prescatat ion o€ a display subject.  
cap'sle of generating only alphanumeric characters.  Thus, depression of 
keyboard keys representing other  symbols (see Appendix C) w i l l  r e s u l t  i n  
a spsce (no character)  being displayed. The keyboard may operate  as an 
in t e rp ip t  by depressing the  keyboard in te r rupt  enable pushbutton (Fig. 8 ) .  
When the processor i s  wafting f o r  an in te r rupt  (operation ll), depression 
This a l s o  loads the  loca tor  coordinates (see 
X Y 
The charac te r  generator i n  MAGIC is 
of any key w i l l  terminate the  in te r rupt  operation. 
regiskers  are loaded as described above. 
be operated only when tho processor power is off .  
at the l e f t  of t he  keyboard are addi t ional  i n t e r rup t  controls.  
The Bx, B and BZ 
Y 
The keyboard power switch should 
The four  funct ion keys 
d. Light pen and loca tor  controls:  The method used i n  MAGIC 
to generate X-Y coordha te s  of a display incorporates a cross-hair  o r  
"1oci;or'' gerierated on the  primary display. 
dis?iay control  panel turns  the  locator  on o r  off.  
pen associated with the  primary display Over the loca tor  and depressing 
the  1ocato.r movement control  switch on t h e  l i g h t  pen body, one may "drag" 
the loca to r  about t he  tube face,  since the  loca tor  is designed t o  center  
on the l i g h t  pen. 
to the B 
t he  keyboard o r  by performing the  TRANSFER operation. 
The locator  switch on the  
By p l a c i m  the  l i g h t  
The coordinates of the loca tor  center  may be t ransfer red  
and B r e g i s t e r s  for subsequent i n se r t ion  by depress ing ,a  key on 
x Y 
., 
. a  
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h r  i d e n t i f i c a t i o n  of a point, l i n e  or  alphanumeric charac te r  one 
. need o;dy to place t h e  l i g h t  pen over t h e  desired f e a t u r e  ( loca tor  may 
- be aad rcomentarily depress the "AAR" toggle switch. This en te r s  t h e  
sec tor  adress  of t h e  corresponding da ta  word from t h e  WC i n t o  b i t s  
2' - 2 6 of t h e  AAR. 
e. In t e r rup t  controls :  A powerful f e a t u r e  i n  MAGIC is t h e  
a b i l i t y  t o  perform programmed in te r rupts .  The in t e r rup t  jump i n s t r u c t i o n  
(se2 ;iec:ion V-D1) i n  e f f e c t  asks the operator what h e  would l i k e  t o  do 
ne>;:, 3y depressing an in t e r rup t  pushbutton (see Fig. 8) after t h e  IR 
recizvcs cn iaterrupt ins t ruc t ion ,  the sector  address of the next 
iris;ruc,roa (in the IAC) t o  be fetched is changed t o  t h e  sec to r  addresa 
which i s  unique t o  t h e  in t e r rup t  cont ro l  depressed. 
usuaiLy cc.~ts . ins an unconditional jump ins t ruc t ion  t o  a subroutine used 
This new address 
f o r  r i a L p i a t i o n  of display data. Figure 10 shows a flow cha r t  of such 
a progrizGed interrupt. The same in t e r rup t  channel arrangement may be 
re2eated in as mar;y channels as desired. This permits t h e  in t e r rup t  cont ro ls  
t o  be "redefir.ed" f o r  as many funct ions or groups of funct ions as desired.  
Thus, a p a r t i c u l a r  i n t e r r u p t  cont ro l  may represent a p i c tu re  r o t a t i o n  sub- 
rout ine  t o  one operator or a mul t ip l ica t ion  subroutine t o  another operator. 
Additional inter-mpt  cont ro ls  not shown In Fig. 8 cons is t  of t h e  fou r  
fuilction keys a's the extreme l e f t  of t h e  keyboard and t h e  "floating" 
i n t e r r u p t  cont ro i  paael i n  f r o n t  of the primary display. 
From t h e  preceding paragraphs it is seen t h a t  t h e  l i g h t  pen, loca tor ,  
Z iiiiii I r i tzrrupt:  cnntrnlei dong with t h e  keyboard operate as a team f o r  
generation and manipulation of disp lay  data. A de ta i l ed  sequence of operation 
f o r  these d isp lay  cont ro ls  w i l l  be l i s t e d  i n  t h e  following sect ion.  
r 
> 
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VII. MACHINE OPERATION 
--. Processor 
rae functions of t h e  manual processor con t ro l s  on t h e  processor 
' 
. .  control panel are described i n  sec t ion  VI-B. 
1. Processor Power 
:ne following procedure should be followed when turning on the 
pro2Lssor: 
a. 
b. Depress power on/off pushbutton. 
C. Continue t o  hold down master reset. 
d.  
Depress and hold master reset. 
As the drum turns  up t o  speed, the processor may s t a r t  t o  
operate e r r a t i c a l l y .  
t h e  phase one control.and t h e  s i n g l e  s t e p  control. 
idaster reset may be released when the dtum is a t  o r  near 
operating speed. 
If t h i s  happens, momentarily depress 
e.  
The following procedura should be followed when turning off processor 
power: 
L. Depress and hold master reset. 
b. Depress power on/off pushbutton. 
C. Hold master reset down f o r  a f e w  second8 after power has been 
turned off. 
2. I / O  Control 
The 1/0 channel (channel 7008) may be addressed d i r e c t l y  with t h e  1/0 
channel concrols on t h e  processor display panel and display cont ro l  panel. 
All programs can be entered a s ing le  word a t  a time via t h i s  channel. 'If a 
program to be entered i s  wr i t t en  f o r  some o ther  general memory channel, t h e  
f i rs t  three ins t ruc t ions ,  startiiig in gectnr zeroj t o  be entered should be 
as follows: 
1 .  
I 
. 1) A whole channel block t ransfer  from channel 700 t o  W. 8 
2) A whole channel block t ransfer  fromW t o  the  channel f o r  which 
the  program w a s  wri t ten.  
An unconditional jump t o  the s t a r t i n g  address of the  program. 3) 
T k l s  is necessi ta ted by the  f a c t  t ha t ,  as may be observed, the  IAC is 
r e s e t  t o  sector  zero of channel 700 
be read from t h i s  address. 
may be accomplished a t  any time, even while t he  processor is  running. 
entry nay be performed as  follows: 
a. Depress master rese t .  
b. 
The f i r s t  ins t ruc t ion  w i l l  always 
Data entry o r  r e t r i e v a l  from the  1/0 channel 
8' 
Data 
Set up the  desired sec tor  address with the  1/0 sec tor  selectorGon 
che display control  panel. 
Set the  desired b i t s  of the IOR by depressing the  IOR b i t  s e t  
pushbuttons on the  processor display panel. 
Depress the 1/0 "write" pushbutton and repeat s t e p s  2-4 f o r  en t ty  
of remaining data. 
c ,  
d .  
Mistakes i n  s e t t i n g  up the IOR may be corrected by depressing the  IOR 
reset  p:ishbutton and re-entering the data.  
f i i i e d  wich erroneous data ,  simply perform s t e p s  b-d above. 
If a sector  has already been 
Reading da ta  from channel 7008 i n t o  the  fOR may be accomplished as 
follows : 
a. Select t he  desired sector  with the  thumbwheel switches. 
b. Depress the  1/0 "READ" pushbutton. 
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3. RUNIHALT Procedures 
a. S t a r t i ng  t h e  processor 
1) I f  master reset has been performed: 
a) Depress PHASE ONE pushbutton unless  t h e  phase one 
l i g h t  is already on, 
Depress desired mode of operation (manual, breakpoint b) 
o r  s ing le  s tep) .  
c) Depress RUN pushbutton. 
2) If master reset has not been performed (such as when 
operating a program i n  s ing le  s t e p  mode): 
a) Depress PHASE ONE pushbutton unless t h e  phase one 
ind ica tor  is already on. 
b) Depress RUN pushbutton. 
The p o c e s s o r  may be s t a r t e d  i n  phase two for debugging purposes. 
Firsii) L..S o p a a t i o n  shown i n  t he  IR w i l l  be  performed on t h e  address 
shown in the Y2Ui. 
show, i n  the U C  p r i o r  t o  the  depression of t h e  RUN pushbutton unless  t h e  
operation sho-m i n  t h e  IR calls f o r  an IAC address modification. 
Then the next ins t ruc t ion  w i l l  be  taken from the address 
5. Xanually h a l t i n g  the  processor 
The processor may be manually halted i f  it is  i n  normal or breakpoint 
mod e by : 
1) Depressing t h e  SINGLE STEP pushbutton. The processor will 
h a l t  i n  phase one, ready t o  fetch t h e  next i n s t ruc t ion  from 
t h e  general memory address shown i n  the IAC when the XEJ 
pushbutton is depressed. 
2) Depressing t h e  HALT pushbutton. The processor w i l l  h a l t  
i n  phase two, ready t o  perform t h e  in s t ruc t ion  shown i n  
t h e  IR on t h e  general memory address shown i n  the MAR. The 
master reset pushbutton should never be used t o  h a l t  t h e  
processor except i n  a case of emergency. 
4. PiAR Control 
T3e MAR may be set  t o  any channel and/or s e c t o r  address manually 
by depressing master o r  MAR reset and then depressing t h e  desired MAR 
b i t  set pushbuttons. This should be done only when the machine is halted. 
5. Memory Channel Erasure 
Erasure of a disp lay  channel may be accomplished a t  any time by 
depess ing  the appropriate erase controls. :(See Fig. 6 ) .  Erasure of 
a generel memory channel may be accomplished by: 
a )  Placing t h e  processor i n  h a l t  mode. 
b) 
c) 
Depressing master reset o r  MAR reset. 
Selecting t h e  desired channel t o  be erased using t h e  MAR 
b i t  set pushbuttons . 
d) Depressing t h e  general memory erase control. 
Erasure of a channel sets the  e n t i r e  channel t o  an "all zeros" state. 
General niemory erasure  cannot be accomplished when t h e  processor is in 
run mode. 
B. Primary Display 
The functions of t h e  various d isp lay  cont ro ls  are described i n  
sec t ion  V I .  This s ec t ion  dea ls  with t h e  use  of i3ie priiiil?; dis?lay, The 
operator i s  bas i ca l ly  concerned with two d isp lays  manipulations: 
6 
-- , . ', a 
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.) 1) 
2) 
Using t h e  l i g h t  pen and locator  t o  generate display dgta. 
Usirig the l i g h t  pen and "AAR" switch t o  ident i fy  ex is t ing  
display data.  
3 e .  cor,trol  operation sequences f o r  these two bas ic  display manipulgtions 
a r e  described beiow. 
Soce bas ic  cha rac t e r i s t i c s  should be s t a t ed  here  before proceeding 
t o  tr.e ;?eration sequences. 
ncy Le. xoved about with the l i g h t  pen at  any time. 
(1) The locator  may be turned on o r  off  and 
(2) The keyboard keys 
a d  Z controls  mzy be manipulated a t  any t i m e  provided t h a t  the operator 
i s  aware of the  existence and possible interference of any TRANSFER 
instruct;ons i n  h i s  program. 
1. Display control  sequence for generation of display data  via 
l i g h t  pen. 
a)  P G m  locator  on. 
b) Xove Icrcator t o  desired posit ion with the  l i g h t  pen. 
locator  movement control  on t h e  l i g h t  pen must be depressed 
to move the  locator.  
The 
I 
c> Sz lec t  desired display cha rac t e r i s t i c s  with the  Z controls .  
This may ac tua l ly  be done p r io r  t o  a o r  b above. 
d) Depress desired keyboard key i f  keyboard is being used t o  
perform the  t r a m f e r  operation. 
1 
e) Depress the  in te r rupt  control that has been previously 
designated by the  operator t o  i n s e r t  display da ta  in to  the  
display da ta  list it: channels X, Y and Z, unless t h e  keyboard 
is being used as an in te r rupt  control  (eee sec t ion  VI-B~C). 
f )  Repeat s teps  a-e as desired. 
c . 
* .  - .  . ?  , 
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2. 
This sequence determines the  memory address of t h e  display subjec t  
3isplay control sequence f o r  ident i fying e x ~ t i n g  disp lay  data. 
a t  which t h e  l i g h t  pen is pointed. 
Alterzate addressing is then used f o r  manipulation rout ines  concerning 
the iden t i f i ed  subject .  The control  sequence is  as follows: 
The address appears i n  t h e  AAR. 
Turn loca to r  o f f .  
Posit ion l i g h t  pen over subject  t o  be ident i f ied .  
l oca to r  movement cont ro l  on t h e  l i g h t  pen should not be 
depressed. 
Momentarily depress "AAR" switch. 
Depress t h e  in t e r rup t  control  t h a t  has been previously 
designated by the  operator t o  perform desired manipulations 
(such as de le t e )  upon the iden t i f i ed  subject .  
Repeat s t eps  a-d as desired. 
The 
c . * . 
L 
: I 
ADDENDA 
m-q id followiiig is  a list of miscellaneous hardware and software . 
nodiflcstLons incorporated i n  MAGIC s ince  the text of t h i s  r epor t  was  
f i na l i zed .  With t h i s  addenda, t h e  operational c h a r a c t e r i s i t c s  of MAGIC 
are cur rec t  as of A p r i l  1, 1965. 
A,  Operation Code 15: The function of t h i s  operation code has  been 
changed 2zom EXTERNAL CONTROL t o  MISC. REGISTER OPERATIONS, 
92.  2JDE SUB - CODE FUNCTION INSTRUCTION 
X SHIFT RT. MR 1 BIT. XX11 50XX 7 -  L.3 
Y JUMP IF AAR BITS XXOl  54xx s i  
io - 26 =ALL 1's. 
Z INCREMENT AAR. X X O l  52XX 
Any -onibfn,tion of X, Y o r  Z may be used. 
of Y a r .  2 ,  the increment function w i l l  be performed first. 
In t h e  case of t h e  combination 
The operation 
code A ? l b s  sub-code Y w i l l  jump t o  t h e  operand address spec i f ied  i n  the  
in s t ruc t ion  i f  t he  jump conditions are m e t .  
E. The current v a l i d  general memory channel addresses are as follows: 
000-260, 374-664, 700 (oc ta l  notation). Channels with spec ia l  character-  
i s t ics  are as follows: 000: a l l  zeros (no read-write head) 
174: X' channel 
374: Y' channel 
574: Z' channel 
700: 1/0 channel 
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C. A "floating" in te r rupt  pushbutton panel is now operational.  
It i s  located on the primary display console table.  
S ~ O W S  the i n t e r rup t  jump sec tor  address associated w i t h  each pushbutton 
OA t h e  panel. 
The diagram below 
; 
i 114 
120 
122 
@ 
130 
0 
132 
0 
134 
0 
136 
0 
144 
0 
146 
0 
150 
0 
15 2 
0 
160 
0 
162 
0 
164 
0 
166 
0 
174 
176 
0 
.' 002 
@ 
004 
0 
! 
4 124 140 154 170 006 
B ' 0  0 0 0 0 
, 
126 142 15 6 172 100 
0 0 0 0 0 
a 4 
k * .  
5 , 
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i 
1 
The keyboaza when i n  an interrupt mode uses interrupt jump sector address 
‘ b 1 1 2 .  Tt,e Sour function keys to  the l e f t  of the keyboard u t i l i z e  sector 
addresses (from top to bottom) 102, 104, 106 and 110. The following diagrams 
d e p i c t  the sector addresses assigned to the Interrupt pushbuttons on the 
Jis2Z cy control panel . 
066 
0 010 
0 012 
@ 014 
@ 016 
0 020 
0 022 
042 @ @ 024 
044 @ 0 026 
046 @ @ 030 
050 0 0 032 
052 @ 0 034 
054 @ @ 036 
056 @ @ 040 
. 
.* GO 
Oi 
02 
!> 3 
:.0 
12 
14 
.1c 
*. 0 
1.1 
15 
- -  
I> 
17 
2 1  
22 
23 
24 
25 
c ,  
L O  
3i 
32 
33 
34 
35 
35 
40 
4: 
4 2  
43 
44 
45 
46 
47 
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OPERATIONS CODES (MAGIC) 
BLOCK XFR W+X+Y+Z FROM GM OR 1/0 CHANNELS, SECTOR- REV. 
dLOCK XFR FROM W+X+Y+Z TO GM OR 1/0 CHANNELS, SECTOR+ REV. ' 
' I  TO - FROM I '  1 1  , S P E C I F I E D  SECTOR 1 1  -
11 . 11 FROM 11 1 1  1 1  # I t  TO -
JUMP: UNCONDITIONAL OR IF SENSE LIGHT (W+X+Y+Z) IS ON j 
OVERFLOW IF  W+X+Y+Z OFFF ON 
A(W+X+Y+Z) = 0 (SPECIFY SECTOR) (XFR ALTO AJIDR.-+ IAC) 
NHFF ON 
CONTROL : INTERRUPT 
I t  
11 EXT. DEVICE oJ+X+Y+Z) 
I 1  
TRANSFER L0Cx+ Bx, LOCy+ By, KEYBD & Z S W j B Z  
SET SL (W+X+Y+Z), HALT (W0XoY*Z), BREAWOINT @x.y*z) 
F I L L  B @+X+Y+Z) REGISTER 
11 
11 
11 
11 
I f  
C (W+X+Y+Z) REGISTER 
ALT. ADDRESS REGISTER 
MASK REGISTER 
1/0 REGISTER 
IAR REGISTW 
E m  B@?+X+Y+Z) REGISTER 
I'  C OJ+X+Y+Z) REGISTER 
2- ALT. ADDRESS REGISTER 
" MASKREGISTER 
1/0 REGISTER 
WZ REGISTER 
SPECIFIED SECTOR 
SECTOR TO REV. 
ADD A and C (W+X+Y+Z) 
ADD A AND E (W+X+Y+Z) 
ADD A AND C (W+X+Y+Z) MOD 2 
ADD A AND (W+X+Y+Z) MOD 2 
I 1  
i I 1  SAME AS ABOVE II 11 
d 
A -  
, -, +.* 
' 1  
c I?: 
,: C3DE 
I . .  
;cI 
-. 
31 
52 
53 
60 
6i 
62 
63 
64 
65 
66 
70 
7 ;  
72 
73 
r 
c 
L 
- 50 - 
OPERATIONS CODES (MAGIC) 
INS3iiT CONTENTS OF B(W+X+Y+Z) REGISTER AT 
IKSZXT CONTENTS OF B(W+X+Y+Z) REGISTER AT 
C..,ZTS SPECIFIED ADDRESS OF WX+Y+Z 
DELETE AT 1st ZERO DETECTED IN WtX+Y+Z 
SCAN (MASFED) A = C (wcX+Y+Z) 1 I 1  A > C  
SPECUFIED SECTOR 
1st Z W O  DETECTED 
SPECIFIED SECTOR TO REV. 
"HIT" ADDRESS +b AAR 
'I A < C  11 
Ii A # c I t  
I' A = 0 (NOT MASKED) (W+X+Y+Z) 
CONPAJXE A = 
S M D T  RIGHT 
11 I t  
S H D T  LEFT 
I 1  I 1  
J A = C, BOTH X AND Y 
C (MASKED, SINGLE SECTOR, W+X+Y+Z) 
(w+X+Y+Z) I SPEC IF IED SECTOR SECTOR+ REV. SPECIFIED SECTOR SECTOR--) REV. 
AL:.-znc.;;e addressing not applicable to  control instructions (operation . 
Cci-a 13, 15, 17)s and the A = 0 jump operation (Op. code 14). 
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C 
I 
3 
K 
L 
M 
KEYBOARD CHARACTER CODES FOR MAGIF 
OCTAL CODE 
01 
02 
03 
04 
05 
06 
07 
10 
11 
12 
13 
14 
15 
16 
17 
20 
21 
22 
23 
24 
25 
26 
27 
30 
CHARACTER 
NO* 0 
1 
2 
3 
4 
5 
6 
7 
8 
9 
Space 
( 
+ (Plus) - (minus) 
(per iod)  
* (asterisk) 
= (equal) 
Upper Case 
O n 1  
Carriage Return 
Lower Case 
31 
32 
OCTAL CODE 
60 
61 
62 
63 
64 
65 
66 
67 
70 
71 
40 
50 
51 
53 
55 
56 
52 
75 
36 
57 
44 
34 
~ 
I .  . ‘ I  
I . .  
‘ I  
